Responsibilities
- Interface and enhancements of an advanced DRAM control block
Qualifications
- Experience with RS and BCH codes
- Experience with FPGA integration and debug
- Six to ten years of relevant experience
- Background in design of DRAM interfaces
- Logic design experience using Verilog/System Verilog
- The ability to work with a culturally diverse, physically distributed team
Benefits
- Competitive salary and benefits package.
- Opportunities for professional development and advancement.
- International environment and further career progression.
- Getting in touch with bleeding edge technology.
- Flexible working hours
- Work-life balance.
- Collaborative and supportive work environment.
If you meet the qualifications and are interested in this opportunity, please submit your resume and cover letter. We look forward to hearing from you!
By sending us your application e-mail, you confirm that you have read, understand and accept the content of the Privacy Notice and consent to the processing of your data as part of this application.
關於Tachyum
Tachyum 正在通過其最近推出的旗艦產品改變人工智慧、高效能運算、公共和私有雲端資料中心市場。 Prodigy®神童是世界上第一款通用處理器，將 CPU、GPGPU 和 TPU 的功能統一到單一一個處理器中，為專業和通用計算提供行業領先的性能、成本和能效。當在超大規模資料配置Prodigy®神童處理器時，它們使所有人工智慧、高效能運算和通用應用程式能夠在一個軟體基礎設施上執行，每年為公司節省數十億美元。