Senior Design Engineer - High Speed Cache

Responsibilities

• Working on high performance L2 Cache unit serving the needs of state-of-the art AI processing elements

Qualifications

• Requires 2 to 4 years of experience (will consider bright individuals even with lower experience) and the following skills:
• Understanding of high speed and low power processor pipeline designs / ASICs / SoCs and multi-core designs
• Strong understanding of computer architecture
• Experience with cache controller designs, understanding of cache coherency protocols, cache hierarchy
• Logic design experience with state of the art deep submicron technologies specifically low power design techniques
• Verilog / system Verilog / Synthesis / STA (Static timing analysis) / CDC / LINT
• Knowledge of ARM and x86 and multicore processor designs is a plus
• Knowledge of programming languages C, scripting (Perl / shell / python / awk) is a plus
• Knowledge of cache design and coherency protocols

Benefits

• Competitive salary and benefits package.
• Opportunities for professional development and advancement.
• International environment and further career progression.
• Getting in touch with bleeding edge technology.
• Flexible working hours
• Work-life balance.
• Collaborative and supportive work environment.

If you meet the qualifications and are interested in this opportunity, please submit your resume and cover letter. We look forward to hearing from you!

申請於

By sending us your application e-mail, you confirm that you have read, understand and accept the content of the Privacy Notice and consent to the processing of your data as part of this application.