Physical Design Engineer

Responsibilities

• Responsible for implementation of ultra-high performance and low power data processing chip
• Work with RTL designers to achieve PPA goals and suggest appropriate tradeoffs Floor-planning, experimenting with placement and routing techniques for better PPA
• Do timing closure for very high frequency designs with possible hand placement of logic when needed
• Help define low latency/low skew clock tree methodology/design
• Help define appropriate power grid structures to meet EM/IR goals
• Scripting and automating flows to improve turn-around times

Qualifications

• Strong communication and interpersonal skills required to work with our global design team
• Multiple years of experience in high performance semiconductor designs is a big plus
• Verilog knowledge and an understanding of ASIC design flow
• A background in computer architecture is desirable, high interest in physical design
• The ability to learn new technologies and apply that knowledge quickly
• BS or MS Degree in Electrical Engineering or Computer Science, suitable for graduate candidates
• Highly self-motivated, very good problem solver

Benefits

• Competitive salary and benefits package.
• Opportunities for professional development and advancement.
• International environment and further career progression.
• Getting in touch with bleeding edge technology.
• Flexible working hours
• Work-life balance.
• Collaborative and supportive work environment.

If you meet the qualifications and are interested in this opportunity, please submit your resume and cover letter. We look forward to hearing from you!

申請於

By sending us your application e-mail, you confirm that you have read, understand and accept the content of the Privacy Notice and consent to the processing of your data as part of this application.