Responsibilities
- Responsible for implementation of ultra-high performance and low power data processing chip
- Work with RTL designers to achieve PPA goals and suggest appropriate tradeoffs
- Floor-planning, experimenting with placement and routing techniques for better PPA
- Do timing closure for very high frequency designs with possible hand placement of logic when needed
- Help define low latency/low skew clock tree methodology/design
- Help define appropriate power grid structures to meet EM/IR goals
- Scripting and automating flows to improve turn-around times
Qualifications
- Member of core team responsible for the crafting and timely delivery of PD partitions
- Strong communication and interpersonal skills required to work with our global design team
- Successful track record of mentoring junior engineers and interns a plus
- More than 5 years of experience in high performance semiconductor designs
- Verilog knowledge and an understanding of ASIC design flow
- Expertise in logic synthesis, prototyping, timing analysis, floor-planning
- Expertise in flow automation (Perl, Tcl, Python) and understanding of full PD methodology
- Experience with Innovus on 7nm or lower technology nodes
- A background in computer architecture is desirable
- The ability to learn new technologies and apply that knowledge quickly
- aProven track record demonstrating the ability to meet project milestones and deadlines
- BS or MS Degree in Electrical Engineering or Computer Science
- Familiarity with basic synthesizable RTL designs (flops, fifos Clock domain crossing) is a plus.
- Strong familiarity with any of these protocols: PCie, Ethernet (100G and above), DDR4.
- Ability to create regression scripts to run individual and batch jobs on grid.
Benefits
- Competitive salary and benefits package.
- Opportunities for professional development and advancement.
- International environment and further career progression.
- Getting in touch with bleeding edge technology.
- Flexible working hours
- Work-life balance.
- Collaborative and supportive work environment.
If you meet the qualifications and are interested in this opportunity, please submit your resume and cover letter. We look forward to hearing from you!
Compensation Range
The base salary range is $150,000 to $300,000. Your salary will be determined based on your experience and specific skillset.
You will also be eligible for equity and benefits.
By sending us your application e-mail, you confirm that you have read, understand and accept the content of the Privacy Notice and consent to the processing of your data as part of this application.
关于Tachyum
Tachyum正在通过其最近推出的旗舰产品改变人工智能、高性能计算、公共和私有云数据中心市场。 Prodigy®神童是世界上第一款通用处理器,将CPU、GPGPU和TPU的功能统一到单一一个处理器中,为专业和通用计算提供行业领先的性能、成本和能效。当在超大规模数据配置Prodigy®神童处理器时,它们使所有人工智能、高性能计算和通用应用程式能够在一个软件基础设施上执行,每年为公司节省数十亿美元。