Senior ASIC Logic & Physical Design Engineer


Level: Experienced, Full Time Employee



What you'll be doing:
  • Responsibility for design of high performance and low power data processing chip
  • Drive and deliver gate level netlist and placement in line with new computational mechanism
  • Micro-architectural definition, writing micro-architecture specifications
  • Write high performance / low power RTL, Synthesis and Timing closure
  • Floor-planning, place and route, including scripted and hand placement of logic
  • Explore and characterize SRAM tradeoffs, and cell sizing optimizations
  • Collaborate with the verification team to verify the correctness of your unit
  • Work with implementation to achieve timing, area, performance and power goals
  • Identify performance bottlenecks and optimize system performance


What we are looking for:
  • Member of core team responsible for the crafting and timely delivery of a specific HW units
  • A strong background in computer architecture is highly desirable
  • Strong communication and interpersonal skills required to work with our global design team
  • Successful track record of mentoring junior engineers and interns a plus
  • More than 5 years of experience in high performance semiconductor designs
  • Verilog expertise and a deep understanding of ASIC design flow
  • Expertise in RTL design, logic synthesis, prototyping, timing analysis, floor-planning
  • BS or MS Degree in Electrical Engineering or Computer Science
  • The ability to learn new technologies and apply that knowledge quickly
  • Proven track record demonstrating the ability to meet project milestones and deadlines


Apply at careers@tachyum.com